

A 7-GHz 1.8-dB NF CMOS Low-Noise Amplifier

Ryuichi Fujimoto, *Member, IEEE*, Kenji Kojima, and Shoji Otaka

Abstract—A 7-GHz low-noise amplifier (LNA) was designed and fabricated using 0.25- μm CMOS technology. A cascode configuration with a dual-gate MOSFET and shielded pads were adopted to improve the gain and the noise performance. The effects of the dual-gate MOSFET and the shielded pads are discussed quantitatively. An associated gain of 8.9 dB, a minimum noise figure of 1.8 dB, and an input-referred third-order intercept point of +8.4 dBm were obtained at 7 GHz. The LNA consumes 6.9 mA from a 2.0-V supply voltage. These measured results indicate the feasibility of a CMOS LNA employing these techniques for low-noise and high-linearity applications at over 5 GHz.

Index Terms—Dual-gate MOSFET, intercept point, low-noise amplifier, noise figure, shielded pad, Si substitute.

I. INTRODUCTION

RECENTLY, wireless communication systems with a carrier frequency of over 5 GHz, such as intelligent transport system (ITS) and wireless LAN specified by IEEE 802.11a, have attracted considerable attention. Furthermore, a carrier frequency of up to 10 GHz is expected to be used for fourth-generation (4G) wireless systems.

Thanks to recent advances in CMOS technology, a transition frequency f_T is competitive with that of silicon bipolar junction transistor (Si-BJT) technology. The main noise sources of MOSFETs at high frequency are the thermal noise of channel and gate resistance. The gate resistance is reduced using low-resistance salicided gate material and a multifinger gate structure to obtain low noise performance [1], [2], and so the dominant noise source of MOSFETs is the thermal noise of a channel. On the other hand, the main noise sources of Si-BJTs are thermal noise of base resistance and shot noise of the collector current. To reduce base resistance, a large geometry device is needed, but this requires more collector current to keep the same high f_T value, which causes more shot noise. To reduce shot noise, a small collector current is needed, but this requires a small geometry device to keep the same high f_T value, which causes a large base resistor. So, reducing the thermal noise of the base resistance causes large shot noise, and vice versa. Hence, the noise performance of MOSFETs is superior to that of Si-BJTs. CMOS technology is also advantageous for low cost and large-scale integration.

Owing to these merits of the CMOS technology, many low-noise amplifiers (LNAs) using CMOS technology have been reported [3]–[7]. Considering the demand for systems




Fig. 1. Si-substrate resistance in CMOS technology.

with carrier frequency of over 5 GHz, realization of wireless ICs operable at over 5 GHz using CMOS technology is desirable. In this paper, we describe the performance of a 7-GHz LNA with a dual-gate MOSFET, and shielded pads used for its input and output ports. Improvements in low noise performance by adopting the dual-gate MOSFET and the shielded pads are discussed quantitatively.

II. DESIGN CONSIDERATION FOR LOW NOISE PERFORMANCE

A. Si-Substrate Resistance

At high frequency, the drain and source of a MOSFET, pads, inductors, and other elements on the Si substrate have resistive components due to resistivity of the Si substrate, as shown in Fig. 1. This parasitic resistance consumes signal power and generates thermal noise, and thus gain and noise performances of the LNA are degraded. Therefore, circuit techniques are required to reduce the effect of the resistivity due to the Si substrate in high-frequency circuit design. Here, two techniques are described for reducing the effect of the resistivity due to the Si substrate.

1) *Dual-Gate MOSFET*: Fig. 2 shows a schematic diagram of an LNA. A cascode configuration is chosen for improving high-frequency performance. The cascode configuration implemented using a dual-gate MOSFET is shown in Fig. 3. The area of the parasitic diodes at M1's drain and M2's source in Fig. 2 can be reduced significantly by using the dual-gate MOSFET. Part of the signal current output from M1 flows into the parasitic diodes, and this signal current is consumed by the Si-substrate resistance. Using the dual-gate MOSFET, this consumption in the Si substrate is reduced due to fact that the area of the parasitic diodes is small compared to that in the case using two conventional MOSFETs. In accordance with the design rule of MOSFETs, the area of the parasitic diode is reduced by a quarter using the dual-gate MOSFET in our case.

Circuit simulation results indicate that the LNA with the dual-gate MOSFET attains 1.2 dB higher gain (maximum

Manuscript received November 5, 2001; revised January 28, 2002.

R. Fujimoto and S. Otaka are with the Corporate Research and Development Center, Toshiba Corporation, Kawasaki 212-8582, Japan (e-mail: ryuichi.fujimoto@toshiba.co.jp).

K. Kojima is with the SoC Research and Development Center, Toshiba Corporation, Semiconductor Company, Yokohama 235-8522, Japan.

Publisher Item Identifier S 0018-9200(02)05857-2.




Fig. 2. Schematic diagram of LNA.




Fig. 3. Dual-gate MOSFETs.

available gain) and 0.7 dB lower noise figure (minimum noise figure) compared to the values in the case of conventional MOSFETs for M1 and M2.



2) *Shielded Pads*: Figs. 4 and 5 show structures and measured S_{11} characteristics for the unshielded conventional pad and the shielded pad, respectively. The conventional pad has a resistive component due to the Si-substrate resistance. Therefore, the measured result in Fig. 4 shows a capacitive characteristic with the parasitic resistance. The resistance value in the equivalent circuit shown in Fig. 4 is several tens of ohms, and this causes signal power loss and degrades gain and noise characteristics of the LNA. This degradation is particularly marked at high frequency of over 5 GHz.

To avoid such degradation, the shielded pads are used for input and output pads of the LNA [6]–[8]. This is because the shielded pads ideally have no resistive component, and so they consume no signal power and generate no noise. The measured result in Fig. 5 shows the characteristic to be the same as for a pure capacitance.

B. Other Factors Effective for Low Noise Performance

To reduce gate resistance of dual-gate MOSFET, salicided gate material and multifinger gate structure, shown in Fig. 3 are adopted.

An input matching circuit has a large effect on the noise performance. If the input matching circuit is composed using

Fig. 4. Structure and measured S_{11} of the unshielded conventional pad (100 MHz–10 GHz).Fig. 5. Structure and measured S_{11} of the shielded pad (100 MHz–10 GHz).

on-chip elements with low Q values, the power of the input signal is greatly consumed in the resistive part of the on-chip input matching elements. To avoid such consumption, an external input matching circuit is indispensable for achieving very low noise performance.

Generally, a signal source impedance which achieves input impedance matching is different from that for the optimum noise figure. To achieve these conditions simultaneously, a degeneration inductor L_1 should be connected to the source of M1 [9].

III. MEASURED RESULTS

The LNA with a dual-gate MOSFET was fabricated using 0.25- μm CMOS technology. The Si-substrate resistivity is the medium value, i.e., 1–2 $\Omega \cdot \text{cm}$, and so these parasitic resistances affect high-frequency circuit performances. Figs. 2 and 6 show




Fig. 6. Die photograph of LNA.




Fig. 7. Gains and noise figures of the LNA.

a circuit diagram and a die photograph of the LNA, respectively. The chip size including the area of the pads is $860 \mu\text{m} \times 610 \mu\text{m}$. The degeneration inductor $L1$, and the output matching elements $L2$ and $C1$ are integrated on the chip.

Measured results are obtained by using on-wafer probing technique. The power supply voltage is 2 V and the current consumption of the LNA is 6.9 mA.

Fig. 7 shows the frequency response of gain ($|S21|$, Ga, MAG) and noise figure (NFmin, NF50) for the LNA. $|S21|$, Ga, and MAG are the magnitude of $S21$, associated gain, and maximum available gain, respectively. NFmin is the minimum noise figure and NF50 is the noise figure when a signal source with $50\text{-}\Omega$ impedance is connected directly to the LNA. NFmin of 1.8 dB and Ga of 8.9 dB are obtained at 7 GHz.

Fig. 8 shows $S11$, $S11^*$ from 5 to 9 GHz, and noise circles at 7 GHz. Γ_{opt} is the signal impedance which realize NFmin at 7 GHz, and $S11^*$ is the optimum signal impedance for impedance matching. Γ_{opt} and $S11^*$ are close at 7 GHz, as shown in Fig. 8, owing to the degeneration inductor $L1$. This result indicates that both good impedance matching and low noise characteristic are realized simultaneously. For good impedance matching, the voltage standing-wave ratio (VSWR) should be less than 2; the input $VSWR < 2$ and $NF < 2$ dB can be satisfied by adding an appropriate matching circuit.



Fig. 8. $S11$ and noise circle of the LNA ($S11$, $S11^*$: 5–9 GHz).Fig. 9. $S22$ of the LNA (5–9 GHz).

Fig. 9 shows $S22$ of the LNA from 5 to 9 GHz. $S22$ is close to 50Ω at 7 GHz owing to the on-chip output matching circuit, and the output VSWR is 1.3.

Fig. 10 shows intermodulation characteristics for the LNA with two-tone signal inputs ($f = 7.0$ GHz and 7.05 GHz). A very high input-referred third-order intercept point (IIP3) of +8.4 dBm is obtained without the input matching circuit. A 2.7 dB gain enhancement is achieved by adopting the input matching circuit which realizes NFmin at 7 GHz. In this case, the IIP3 is expected to be +5.7 dBm, and the LNA still attains high-linearity characteristic. Such a high IIP3 value is achieved due to the approximately square-law property of MOSFETs and appropriate valued degeneration inductor $L1$ of 0.3 nH. Table I summarizes the measured results of the LNA.

IV. DISCUSSION

Generally, the Q value of a capacitive component is higher than that of inductors up to several GHz. At 7 GHz, the inductors used in the LNA have Q values of over 10 owing to low-re-




Fig. 10. IM3 characteristic of the LNA.

TABLE I

SUMMARY OF MEASURED RESULTS (WITHOUT INPUT MATCHING CIRCUIT)

Frequency[GHz]	7.0
Gain(S21)[dB]	6.2
Associated Gain(Ga)[dB]	8.9
MAG[dB]	10.3
NF50[dB]	3.3
NFmin[dB]	1.8
IIP3[dBm]	+8.4
Output VSWR	1.3
Supply Voltage[V]	2.0
Current Consumption[mA]	6.9

sistivity thick top-layer metal for the spiral and high operating frequency. But the Q value of the conventional pads is about 5, and this indicates signal power consumption due to the conventional pads is very significant at 7 GHz.

The effect of the shielded pads is evaluated by comparing the measured results of the LNA with the shielded pads and estimated results of the LNA with conventional pads. The correlation matrix [10] is used to calculate S parameters and noise parameters of the LNA with the conventional pads from the measured results of the LNA with the shielded pads and the measured results of the shielded and conventional pads.

Fig. 11 shows two-port representation of the LNA with the shielded pads. First, S parameters and noise parameters of the two-port network in Fig. 11 are measured using on-wafer probing techniques. The measured S parameters are transformed to Y parameters ($Y^{\text{LNA,Shield}}$), and the correlation matrix in chain representation $C_A^{\text{LNA,Shield}}$ of the LNA with the shielded pads is written as

$$C_A^{\text{LNA,Shield}} = 2kT \begin{bmatrix} Rn & \frac{F \min - 1}{2} - Rn Y_{\text{opt}} \\ \frac{F \min - 1}{2} - Rn Y_{\text{opt}}^* & Rn |Y_{\text{opt}}|^2 \end{bmatrix} \quad (1)$$

using the measured noise parameters $F \min$, Rn , and Y_{opt} ($=G_{\text{opt}} + jB_{\text{opt}}$). So, the correlation matrix in admittance representation $C_Y^{\text{LNA,Shield}}$ is transformed from $C_A^{\text{LNA,Shield}}$ using transform matrix T and its Hermitian conjugate T^\dagger

$$C_Y^{\text{LNA,Shield}} = T C_A^{\text{LNA,Shield}} T^\dagger. \quad (2)$$




Fig. 11. LNA with shielded pads.




Fig. 12. Two-port representation of the shielded pads.

Fig. 12 shows two-port representation of the shielded pads only. Y parameters ($Y^{\text{Pad,Shield}}$) and the correction matrix $C_Y^{\text{Pad,Shield}}$ are clearly written as

$$Y^{\text{Pad,Shield}} = \begin{bmatrix} j\omega C_{\text{shield}} & 0 \\ 0 & j\omega C_{\text{shield}} \end{bmatrix} \quad (3)$$

$$C_Y^{\text{Pad,Shield}} = \begin{bmatrix} 0 & 0 \\ 0 & 0 \end{bmatrix}. \quad (4)$$

C_{shield} is easily extracted for the measured S parameters of the two-port network in Fig. 12. So, Y parameters ($Y^{\text{LNA,Core}}$) and the correction matrix ($C_Y^{\text{LNA,Core}}$) for the LNA without any pads are

$$Y^{\text{LNA,Core}} = Y^{\text{LNA,Shield}} - Y^{\text{Pad,Shield}} \quad (5)$$

$$C_Y^{\text{LNA,Core}} = C_Y^{\text{LNA,Shield}} - C_Y^{\text{Pad,Shield}}. \quad (6)$$

The Norton's equivalent circuit of the conventional pads, shown in Fig. 13, can be extracted from the measured S parameters, and Y parameter (Y^{pad}) and the correction matrix (C_Y^{pad}) of the two-port network in Fig. 13 are written as

$$Y^{\text{Pad,Conv}} = \begin{bmatrix} Y_{\text{eq}} & 0 \\ 0 & Y_{\text{eq}} \end{bmatrix} \quad (7)$$

$$C_Y^{\text{Pad,Conv}} = \begin{bmatrix} \overline{i_{\text{eq}} i_{\text{eq}}^*} & 0 \\ 0 & \overline{i_{\text{eq}} i_{\text{eq}}^*} \end{bmatrix}. \quad (8)$$

From (5)–(8), Y parameters ($Y^{\text{LNA,Conv}}$) and the correction matrix ($C_Y^{\text{LNA,Conv}}$) for the LNA with the conventional pads are written as

$$Y^{\text{LNA,Conv}} = Y^{\text{LNA,Core}} + Y^{\text{Pad,Conv}} \quad (9)$$




Fig. 13. Two-port representation of the unshielded conventional pads.

TABLE II
Ga AND NFmin FOR THE LNA

	Ga [dB]	NFmin [dB]
with shielded pads	8.9	1.8
with unshielded conventional pads	4.9	2.6

$$C_Y^{\text{LNA, Conv}} = C_Y^{\text{LNA, Core}} + C_Y^{\text{Pad, Conv}}. \quad (10)$$

Then, we can transform S parameters and the noise parameters of the LNA with the conventional pads from $Y^{\text{LNA, Conv}}$ and $C_Y^{\text{LNA, Conv}}$.

Table II shows Ga and NFmin of the LNA with the shielded pads and conventional pads. These results indicate that 4-dB gain loss and 0.8-dB NF degradation occurs in the case of using the conventional pads.

Colvin *et al.* [8] compared the values of $|S_{21}|$ and NF50 to evaluate the effect of the shielded pads. Because their results include the effect of the reflection for the impedance mismatch, they are not exact for the evaluation of the effect of the shielded pads. To avoid the effect of the reflection, we adopt the values of Ga and NFmin for comparison.

V. CONCLUSION

The circuit design and measured results of the 7-GHz LNA using 0.25- μm CMOS technology were presented. The dual-gate MOSFET and the shielded pads enhance the gain and improve the noise figure of the LNA. In particular, numerical comparisons between the LNA with the shielded and conventional pads are discussed in terms of low noise and high gain. The results of the comparison indicate that the shielded pads improve the noise figure by 0.8 dB and gain by 4 dB at 7 GHz. CMOS LNAs are available for wireless systems of over 5-GHz carrier frequency using the dual-gate MOSFET and the shielded pads.

ACKNOWLEDGMENT

The authors would like to thank T. Ito, H. Ishiuchi, Y. Toyoshima, H. Miyakawa, and T. Ohguro of the Semiconductor Company, Toshiba Corporation, for technical support concerning device and process technologies, and N. Ito of the Semiconductor Company, Toshiba Corporation, and

S. Watanabe, M. Serizawa, E. Takagi, T. Itakura, Y. Iseki, and T. Yamaji of the Corporate Research and Development Center, Toshiba Corporation, for valuable discussions.

REFERENCES

- [1] M. Saito, M. Ono, R. Fujimoto, H. Tanimoto, N. Ito, T. Yoshitomi, T. Ohguro, H. S. Momose, and H. Iwai *et al.*, "0.15- μm RF CMOS technology compatible with logic CMOS for low-voltage operation," *IEEE Trans. Electron Devices*, vol. 45, pp. 737–742, Mar. 1998.
- [2] T. Ohguro *et al.*, "0.2- μm analog CMOS with very low noise figure at 2-GHz operation," in *Symp. VLSI Technology Dig. Tech. Papers*, 1996, pp. 132–133.
- [3] D. K. Shaeffer and T. H. Lee, "A 1.5-V 1.5-GHz CMOS low-noise amplifier," *IEEE J. Solid-State Circuits*, vol. 32, pp. 745–759, May 1997.
- [4] A. N. Karanicolas, "A 2.7-V 900-MHz CMOS LNA and mixer," *IEEE J. Solid-State Circuits*, vol. 31, pp. 1939–1944, Dec. 1996.
- [5] J. Janssens *et al.*, "A 2.7-V CMOS broadband low-noise amplifier," in *Symp. VLSI Circuits Dig. Tech. Papers*, 1997, pp. 87–88.
- [6] A. Rofougaran, J. Y.-C. Chang, M. Rofougaran, and A. A. Abidi, "A 1-GHz CMOS RF front-end IC for a direct-conversion wireless receiver," *IEEE J. Solid-State Circuits*, vol. 31, pp. 880–889, July 1996.
- [7] P. Leroux, J. Janssens, and M. Steyaert, "A 0.8-dB NF ESD-protected 9-mW CMOS LNA," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, 2001, pp. 410–411.
- [8] J. T. Colvin, S. S. Bhatia, and K. K. O, "Effect of substrate resistances on LNA performance and a bondpad structure for reducing the effects in a silicon bipolar technology," *IEEE J. Solid-State Circuits*, vol. 34, pp. 1339–1344, Sept. 1999.
- [9] M. T. Murphy, "Applying the series feedback technique to LNA design," *Microwave J.*, pp. 143–152, Nov. 1989.
- [10] H. Hillbrand and P. H. Russer, "An efficient method for computer-aided noise analysis of linear amplifier networks," *IEEE Trans. Circuits Syst.*, vol. CAS-23, pp. 235–238, Apr. 1976.

Ryuichi Fujimoto (M'97) was born in Tokyo, Japan, in 1965. He received the B.E. and M.E. degrees in electrical engineering from Waseda University, Tokyo, Japan, in 1988 and 1990, respectively.

In 1991, he joined the Research and Development Center, Toshiba Corporation, Kawasaki, Japan. Since then, he has been engaged in the research and development of wireless communication circuits and device modeling. He has been an associate editor of *IEICE Transactions on Electronics* since 2001.



Mr. Fujimoto is a Member of the Institute of Electronics, Information and Communication Engineers (IEICE) of Japan.

Kenji Kojima was born in Kanagawa, Japan, in 1967. He received the B.E. and M.E. degrees in electrical engineering from Kanagawa University, Kanagawa, Japan, in 1990 and 1992, respectively.

In 1992, he joined the Medical Equipment Division, Tochigi, Toshiba Corporation. In 1996, he joined the Semiconductor Division, Toshiba Corporation, Kanagawa, Japan. Since 2002, he has been engaged in the research and development of advanced CMOS analog and logic in the SoC Research and Development Center.



Shoji Otaka received the B.E., M.E., and Ph.D. degrees in electrical engineering from Tohoku University, Sendai, Japan, in 1985, 1987 and 2001, respectively.

In 1987, he joined the Research and Development Center, Toshiba Corporation, Kawasaki, Japan. Since then, he has been engaged in the development of high-speed analog ICs for wireless communication systems.



Dr. Otaka is a member of the Institute of Electronics, Information and Communication Engineers.